[1]
T. Subhashini, M. Kamaraju, K. Babulu, “Area and Power Optimized D-flip flop and Subtractor”, IJMA, vol. 10, no. 1, pp. 25-33, Feb. 2021.